DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING <u>CS3351- DIGITAL PRINCIPLES AND</u> <u>COMPUTER ORGANIZATION</u> Question Bank

II YEAR CSE

SYLLABUS

CS3351 DIGITAL PRINCIPLES AND COMPUTER ORGANIZATION L T P C 3 0 2 4

COURSE OBJECTIVES:

 \Box To analyze and design combinational circuits.

 \Box To analyze and design sequential circuits

□ To understand the basic structure and operation of a digital computer.

 \Box To study the design of data path unit, control unit for processor and to familiarize with the hazards.

 \Box To understand the concept of various memories and I/O interfacing.

UNIT I COMBINATIONAL LOGIC

Combinational Circuits – Karnaugh Map - Analysis and Design Procedures – Binary Adder – Subtractor – Decimal Adder - Magnitude Comparator – Decoder – Encoder – Multiplexers - Demultiplexers

UNIT II SYNCHRONOUS SEQUENTIAL LOGIC

Introduction to Sequential Circuits – Flip-Flops – operation and excitation tables, Triggering of FF, Analysis and design of clocked sequential circuits – Design – Moore/Mealy models, state minimization, state assignment, circuit implementation - Registers – Counters. UNIT III COMPUTER FUNDAMENTALS 9

Functional Units of a Digital Computer: Von Neumann Architecture – Operation and Operands of Computer Hardware Instruction – Instruction Set Architecture (ISA): Memory Location, Address and Operation – Instruction and Instruction Sequencing – Addressing Modes, Encoding of Machine Instruction – Interaction between Assembly and High Level Language. UNIT IV PROCESSOR 9

Instruction Execution – Building a Data Path – Designing a Control Unit – Hardwired Control, Microprogrammed Control – Pipelining – Data Hazard – Control Hazards.

UNIT V MEMORY AND I/O

Memory Concepts and Hierarchy – Memory Management – Cache Memories: Mapping and Replacement Techniques – Virtual Memory – DMA – I/O – Accessing I/O: Parallel and Serial Interface – Interrupt I/O – Interconnection Standards: USB, SATA

45 PERIODS

9

9

9

PRACTICAL EXERCISES:

30 PERIODS

- **1.** Verification of Boolean theorems using logic gates.
- 2. Design and implementation of combinational circuits using gates for arbitrary functions.
- 3. Implementation of 4-bit binary adder/subtractor circuits.
- 4. Implementation of code converters.
- 5. Implementation of BCD adder, encoder and decoder circuits
- 6. Implementation of functions using Multiplexers.
- 7. Implementation of the synchronous counters
- 8. Implementation of a Universal Shift register.
- 9. Simulator based study of Computer Architecture

COURSE OUTCOMES:

At the end of this course, the students will be able to:

- CO1 : Design various combinational digital circuits using logic gates
- CO2 : Design sequential circuits and analyze the design procedures
- CO3 : State the fundamentals of computer systems and analyze the execution of an instruction
- CO4 : Analyze different types of control design and identify hazards
- **CO5**: Identify the characteristics of various memory systems and I/O communication

TOTAL: 75 PERIODS

TEXT BOOKS:

1. M. Morris Mano, Michael D. Ciletti, "Digital Design : With an Introduction to the Verilog HDL, VHDL, and System Verilog", Sixth Edition, Pearson Education, 2018.

2. David A. Patterson, John L. Hennessy, "Computer Organization and Design, The Hardware/Software Interface", Sixth Edition, Morgan Kaufmann/Elsevier, 2020.

REFERENCES:

1. Carl Hamacher, Zvonko Vranesic, Safwat Zaky, Naraig Manjikian, "Computer Organization and Embedded Systems", Sixth Edition, Tata McGraw-Hill, 2012.

2. William Stallings, "Computer Organization and Architecture – Designing for Performance", Tenth Edition, Pearson Education, 2016.

3. M. Morris Mano, "Digital Logic and Computer Design", Pearson Education, 2016.

BLOOM TAXANOMY LEVELS

BTL1: Creating., BTL2: Evaluating., BTL3: Analyzing., BTL4: Applying., BTL5: Understanding., BTL6: Remembering

UNIT I COMBINATIONAL LOGIC 9

Combinational Circuits – Karnaugh Map - Analysis and Design Procedures – Binary Adder – Subtractor – Decimal Adder - Magnitude Comparator – Decoder – Encoder – Multiplexers - Demultiplexers

	PART – A				
CO	Mapping : CO202.1				
S. N o.	Question	Blooms Taxanomy Level	Competenc e	РО	
1	Find the Octal equivalent of the hexadecimal numberDC.BA.(May/June 2016)	BTL-5	Evaluating	PO1, PO2, PO3	
2	What is meant by multilevel gates networks?(May/June 2016)	BTL-1	Rememberi ng	PO1	
3	Discuss the NOR operation with a truth table. (Nov./Dec. 2015)	BTL-1	Rememberi ng	PO1	
4	Write short notes on weighted binary codes. (Nov./Dec. 2015)	BTL-1	Rememberi ng	PO1	
5	Convert (126) ₁₀ to Octal number and binary number. (Nov./Dec. 2015)	BTL-1	Rememberi ng	PO1	
6	Prove the following using Demorgan' theorem [(X+Y)'+(X+Y)']'= X+Y (May 2015)	BTL-1	Rememberi ng	PO1	
7	Convert (0.6875)10 to binary. (May 2015)	BTL-1	Rememberi ng	PO1	
8	Implement AND gate using only NOR gate (December 2014)	BTL-1	Rememberi ng	PO1	
9	State the principle of duality (December 2014)	BTL-1	Rememberi ng	PO1	
10	State and prove the consensus theorem. (June 2014)	BTL-1	Rememberi ng	PO1	
11	Find the octal equivalent of hexadecimal numbers AB.CD. (June 2014)	BTL-1	Rememberi ng	PO1	

12	Realize XOR gate using only 4 NAND gates. (Dec 2013)	BTL-2	Understan ding	PO1, PO2
13	Realize JK flip flop using D flip flop. (Dec 2013)	BTL-1	Rememberi ng	PO1
14	Convert the following hexadecimal numbers into decimal numbers: (Dec 2012) a)263, b)1C3	BTL-1	Rememberi ng	PO1
15	What is the significance of BCD code. (Dec 2012)	BTL-1	Rememberi ng	PO1
16	Simplify the expression: X = (A'+B)(A+B+D)D'.	BTL-1	Rememberi ng	PO1
17	Convert (11001010) ₂ into gray code. b) Convert a Gray code 11101101 into binary code.	BTL-1	Rememberi ng	PO1
18	State & prove De-Morgan's theorem.	BTL-1	Rememberi ng	PO1
19	Describe the canonical forms of the Boolean function.	BTL-1	Rememberi ng	PO1
20	Describe the importance of don't care conditions.	BTL-1	Rememberi ng	PO1
21	What is a prime implicant?	BTL-1	Rememberi ng	PO1
22	Define the following: minterm and maxterm?	BTL-1	Rememberi ng	PO1
23	Minimize the function using K-map: $F=\sum m(1,2,3,5,6,7)$.	BTL-1	Rememberi ng	PO1
24	Define Karnaugh map.	BTL-1	Rememberi ng	PO1
25	Plot the expression on K-map: F (w,x,y) = $\sum m (0, 1, 3, 5, 6) + d (2, 4)$.	BTL-1	Rememberi ng	PO1
26	Express x + yz as the sum of minterms	BTL-1	Rememberi ng	PO1
27	Simplify: a) $Y = AB'D + AB'D'$ b) $Z = (A'+B)(A+B)$.	BTL-1	Rememberi ng	PO1
28	What are Universal Gates? Why are they called so?	BTL-1	Rememberi ng	PO1
29	Implement OR using NAND only.	BTL-1	Rememberi ng	PO1
30	Implement NOR using NAND only.	BTL-1	Rememberi ng	PO1

	PART B			
1	Reduce the expression using Quine McCluskey's method $F(x_1, x_2, x_3, x_4, x_5) = \sum m (0, 2, 4, 5, 6, 7, 8, 10, 14, 17, 18, 21, 29, 31) + \sum d (11, 20, 22)$ (May/June 2016)	BTL-6	Creating	PO1, PO2, PO3, PO4
2	Simplify the following switching functions using Quine McCluskey's tabulation method and realize expression using gates $F(A,B,C,D) = \Sigma(0,5,7,8,9,10, 11, 14,15)$. (Nov/Dec 2015)	BTL-5	Evaluating	PO1, PO2, PO3, PO4
3	Simplify the following switching functions using Karnaugh map method and realize expression using gates $F(A,B,C,D) = \Sigma(0,3,5,7,8,9,10,12,15)$. (Nov/Dec 2015)	BTL-1	Remembering	PO1
4	 (a) Express the following function in sum of min-terms and product of max-terms F(X,Y,Z)=X+YZ (May 2015) (b) convert the following logic system into NAND gates only. (May 2015) 	BTL-5	Evaluating	PO1, PO2, PO3, PO4
5	Simply the following Boolean expression in (i) sum of product (ii) product of sum using k-map AC'+B'D+A'CD+ABCD (May 2015)	BTL-5	Evaluating	PO1, PO2, PO3, PO4
6	Simplify the Boolean function in SOP and POS $F(A,B,C,D)=\sum m(0,1,2,5,8,9,10)$ (Dec2014) (ii) plot the following Boolean function in k-map and simplify it. $F(w,x,y,z) = \sum m(0,1,2,4,5,6,8,9,12,13,14)$. (Dec2014)	BTL-5	Evaluating	PO1, PO2, PO3, PO4
7	Simply the function $F(w,x,y,z) = \sum m(2,3,12,13,14,15)$ using tabulation method .Implement the simplified using gates.(Dec2014)	BTL-5	Evaluating	PO1, PO2, PO3, PO4
8	Minimize the expression using quineMccluskey(tabulation)	BTL-6	Creating	PO1,

	$F=\sum m(0,1,9,15,24,29,30) + \sum d(8,11,31)$. method (June 2014)			PO2, PO3, PO4
9	Simplify the following functions using K-map technique (June 2014) $G=\sum m$ (0,1,3,7,9,11) (ii) $f(w,x;y,z)=\sum m(0,7,8,9,10,12)+\sum d(2,5,13).$	BTL-5	Evaluating	PO1, PO2, PO3, PO4
10	Simplify the given boolean function in POS form using K- map and draw the logic diagram using Only NOR gates $F(A,B,C,D) = \sum m (0,1,4,7,8,10,12,15)+d(2,6,11,14).$ (Dec2013) ii)Convert 78.5 ₁₀ into binary. iii)Find the dual and complement of the following Boolean expression Xyz'+x'yz+z(xy+w).	BTL-5	Evaluating	PO1, PO2, PO3, PO4
11	3.Simplify the Boolean function using QuineMcCluskey meth F (A, B, C, D,E) = $\sum m$ (0,1,3,7,13,14,21,26,28) + $\sum d(2,5,9,11,17,24)$ (Dec 2013)	od: BTL-5	Evaluating	PO1, PO2, PO3, PO4
12	Reduce the following function using K-map technique. (Dec 2012) i) f (A, B, C) = $\sum m (0,1,3,7) + \sum d (2,5)$ ii) F (w,x,y,z) = $\sum m (0,7,8,9,10,12) + \sum d (2,5,13)$	BTL-5	Evaluating	PO1, PO2, PO3, PO4
13	Similify the following Boolean function F using Tabulation method. i) F (A, B, C, D) = $\sum m$ (0,6,8,13,14) ,d (A, B, C, D)= $\sum m$ (2,4,10) (Dec 2012) ii) F (A, B, C, D) = $\sum m$ (1,3,5,7,9,15) ,d (A, B, C, D)= $\sum m$ (4,6,12,13)	BTL-5	Evaluating	PO1, PO2, PO3, PO4
	UNIT II			

SYNCHRONOUS SEQUENTIAL LOGIC

Introduction to Sequential Circuits – Flip-Flops – operation and excitation tables, Triggering of FF, Analysis and design of clocked sequential circuits – Design – Moore/Mealy models, state minimization, state

assignment, circuit implementation - Registers - Counters.

	PART – A				
CO	Mapping : CO202. 2				
S. N o.	Question	Blooms Taxanom y Level	Competence	РО	
1	Design the combinational circuit with 3 inputs and 1 output. The output is 1 when the binary value of the input is less than 3. The output is 0 otherwise. (May/June 2016)	BTL-1	Remembering	PO1	
2	Define Combinational circuits. (May/June 2016)	BTL-1	Remembering	PO1	
3	Draw the truth table of half adder. (Nov./Dec. 2015)	BTL-1	Remembering	PO1	
4	Write the Data flow description of a 4-bit Comparator. (April/May 2015)	BTL-1	Remembering	PO1	
5	Implement a 4 bit even parity generator.	BTL-1	Remembering	PO1	
6	Implement a 4 bit even parity checker.	BTL-1	Remembering	PO1	
7	Write the data flow description of a 4-bit comparator. (May 2015)	BTL-1	Remembering	PO1	
8	Implement a full adder with 4×1 multiplexer. (May 2015)	BTL-1	Remembering	PO1	
9	Implement the following Boolean function using 8:1 multiplexer $F(A,B,C) = \sum m(1,3,5,6)(Dec 2014)$	BTL-1	Remembering	PO1	
10	Draw a 2 to 1 multiplexer circuit. (June 2014)	(June 2014)	Remembering	PO1	
11	What is priority encoder? (Dec 2014)	BTL-1	Remembering	PO1	
12	Draw the truth table and circuit diagram of 4 to 2 encoder. (Dec 2013)	BTL-1	Remembering	PO1	
13	Obtain the truth table for BCD to Excess-3 code converter. (Dec 2013)	BTL-1	Remembering	PO1	
14	Write the stimulus for 2 to 1 line MUX. (June 2012)	BTL-1	Remembering	PO1	
15	Distinguish between a decoder and a demultiplexer. (June	BTL-1	Remembering	PO1	

	2012)			
16	Design a 2-bit binary to gray code converter.	BTL-1	Remembering	PO1
17	Draw the 4 bit Gray to Binary code converter.	BTL-1	Remembering	PO1
18	Draw the 4 bit Binary to Gray code converter.	BTL-1	Remembering	PO1
19	Distinguish between combinational logic and sequential	BTL-1	Remembering	PO1
	logic.			
20	Implement half Adder using NAND Gates.	BTL-1	Remembering	PO1
21	Design a half subtractor.	BTL-1	Remembering	PO1
22	Give the truth table for half adder and write the expression for sum and carry.	BTL-5	Evaluating	PO1, PO2, PO3, PO4
23	Mention the different type of binary codes.	BTL-1	Remembering	PO1
24	What is meant by self-complementing code?	BTL-1	Remembering	PO1
25	Draw the logic diagram of a one to four line de- multiplexer.	BTL-1	Remembering	PO1
26	List the advantages and disadvantages of BCD code	BTL-1	Remembering	PO1
27	Implement a full adder with two half adder.	BTL-1	Remembering	PO1
28	Define Tristate gates	RTI 5	Evoluting	DO4
20	Denne Instate gates.	DIL-3	Evaluating	104
29	Define logic synthesis and simulation.	BTL-3 BTL-1	Remembering	PO1
29	Define logic synthesis and simulation. PART B	BTL-3 BTL-1	Remembering	PO1
29	Define logic synthesis and simulation. PART B Implement the following Boolean function with 4 X 1 multiplexer and external gates. Connect inputs A and B to the selection lines. The input requirements for the four data lines will be a function of variables C and D these values are obatined by expressing F as a function of C and D for each four cases when AB = 00, 01, 10 and 11. These functions may have to be implemented with external gates. F(A, B, C, D) = Σ (1, 2, 5, 7, 8, 10, 11, 13, 15). (May/June 2016)	BTL-5 BTL-5	Evaluating Remembering Evaluating	PO1, PO1, PO2, PO3, PO4
29	Define logic synthesis and simulation.PART BImplement the following Boolean function with 4 X 1multiplexer and external gates. Connect inputs A and B to theselection lines. The input requiremnts for the four data lineswill be a function of variables C and D these values areobatined by expressing F as a function of C and D for eachfour cases when AB = 00, 01, 10 and 11. These functions mayhave to be implemented with external gates. F(A, B, C, D) = Σ (1, 2, 5, 7, 8, 10, 11, 13, 15). (May/June 2016)Design a full adder with x, y, z and two outputs S and C. Thecircuits performs x+y+z, z is the input carry, C is the outputcarry and S is the Sum.(May/June 2016)	BTL-5 BTL-5 BTL-6	Evaluating Remembering Evaluating Creating	PO1, PO2, PO3, PO4 PO1, PO2, PO3

				PO4
4	(i) Explain the Analysis procedure. Analyze the following			
	logic diagram. (April/May 2015)			
				PO1
	в	BTL-5	Fyaluating	PO2,
		DIL	Lyanuating	PO3, PO4
	(11) With neat diagram explain the 4-bit adder with carry lookahead.			
5	(a) Design 2-bit magnitude comparator and write a verilog HDL code. (Dec 2015)	BTL-2	Understanding	PO1, PO2
	(b)Implement the following Boolean functions with a multiplexer: $F(w \ge v_z) = \sum (2,3,5,6,11,14,15)$			
	$\sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{i$			
	and 2 to 4 line decoder. (May 2015)			
-				
6	Design and implement a 8241 to gray code converter. Realize			PO1,
6	the converter using only NAND gates (Dec 2014)	BTL-5	Evaluating	PO1, PO2, PO3.
6	the converter using only NAND gates (Dec 2014)	BTL-5	Evaluating	PO1, PO2, PO3, PO4
6	Design and implement a 8241 to gray code converter. Realize the converter using only NAND gates (Dec 2014) Design a circuit that converts 8421 BCD code to Excess-3 (June 2014)	BTL-5 BTL4	Evaluating	PO1, PO2, PO3, PO4
6	Design and implement a 8241 to gray code converter. Realize the converter using only NAND gates (Dec 2014) Design a circuit that converts 8421 BCD code to Excess-3 (June 2014) (b) Implement the following using 8 to 1 multiplexer. (June	BTL-5 BTL4	Evaluating	PO1, PO2, PO3, PO4
6	Design and implement a 8241 to gray code converter. Realize the converter using only NAND gates (Dec 2014) Design a circuit that converts 8421 BCD code to Excess-3 (June 2014) (b) Implement the following using 8 to 1 multiplexer. (June 2014)	BTL-5 BTL4	Evaluating	PO1, PO2, PO3, PO4
6	 Design and implement a 8241 to gray code converter. Realize the converter using only NAND gates (Dec 2014) Design a circuit that converts 8421 BCD code to Excess-3 (June 2014) (b) Implement the following using 8 to 1 multiplexer. (June 2014) 	BTL-5 BTL4	Evaluating	PO1, PO2, PO3, PO4
6 7 8	 Design and implement a 8241 to gray code converter. Realize the converter using only NAND gates (Dec 2014) Design a circuit that converts 8421 BCD code to Excess-3 (June 2014) (b) Implement the following using 8 to 1 multiplexer. (June 2014) (i).Realize 4 x 16 decoder using two 3 x 8 decoders with enable input. 	BTL-5 BTL4 BTL-2	Evaluating Understanding	PO1, PO2, PO3, PO4
6 7 8	 Design and implement a 8241 to gray code converter. Realize the converter using only NAND gates (Dec 2014) Design a circuit that converts 8421 BCD code to Excess-3 (June 2014) (b) Implement the following using 8 to 1 multiplexer. (June 2014) (i).Realize 4 x 16 decoder using two 3 x 8 decoders with enable input. (ii) Implement the following functions using a multiplexer. 	BTL-5 BTL4 BTL-2	Evaluating Understanding	PO1, PO2, PO3, PO4
8	Design and implement a 8241 to gray code converter. Realize the converter using only NAND gates (Dec 2014) Design a circuit that converts 8421 BCD code to Excess-3 (June 2014) (b) Implement the following using 8 to 1 multiplexer. (June 2014) (i).Realize 4 x 16 decoder using two 3 x 8 decoders with enable input. (ii) Implement the following functions using a multiplexer. $F(W,X,Y,Z) = \sum m (0,1,3,4,8,9,15).$ (Dec 2013)	BTL-5 BTL4 BTL-2	Evaluating Understanding	PO1, PO2, PO3, PO4
8	Design and implement a 8241 to gray code converter. Realize the converter using only NAND gates (Dec 2014) Design a circuit that converts 8421 BCD code to Excess-3 (June 2014) (b) Implement the following using 8 to 1 multiplexer. (June 2014) (i).Realize 4 x 16 decoder using two 3 x 8 decoders with enable input. (ii) Implement the following functions using a multiplexer. $F(W,X,Y,Z)=\sum m (0,1,3,4,8,9,15).$ (Dec 2013)	BTL-5 BTL4 BTL-2	Evaluating Understanding	PO1, PO2, PO3, PO4
8	Design and implement a 8241 to gray code converter. Realize the converter using only NAND gates (Dec 2014) Design a circuit that converts 8421 BCD code to Excess-3 (June 2014) (b) Implement the following using 8 to 1 multiplexer. (June 2014) (i).Realize 4 x 16 decoder using two 3 x 8 decoders with enable input. (ii) Implement the following functions using a multiplexer. $F(W,X,Y,Z) = \sum m (0,1,3,4,8,9,15).$ (Dec 2013)	BTL-5 BTL4 BTL-2	Evaluating Understanding	PO1, PO2, PO3, PO4
6 7 8 9	Design and implement a 8241 to gray code converter. Realize the converter using only NAND gates (Dec 2014) Design a circuit that converts 8421 BCD code to Excess-3 (June 2014) (b) Implement the following using 8 to 1 multiplexer. (June 2014) (i).Realize 4 x 16 decoder using two 3 x 8 decoders with enable input. (ii) Implement the following functions using a multiplexer. $F(W,X,Y,Z) = \sum m (0,1,3,4,8,9,15).$ (Dec 2013) 5.(i).Design a combinational circuit to perform BCD addition.	BTL-5 BTL4 BTL-2 (Dec 2013)	Evaluating Understanding Creating	PO1, PO2, PO3, PO4 PO1, PO2 PO1, PO2,

	:A <b,a=b,a>B. (Dec 2013)</b,a=b,a>			
10	Construct a 4 to 16 line decoder with an enable input using five 2 to 4 line decoders with enable inputs. (June 2012)	$F(W,X,Y, Z) = \sum m (0,1,3,4,8, 9,15).$	Understanding	PO1, PO2
11	Design a BCD to 7 segment decoder and implement it by using basic gates. (Dec 2012)	BTL-6	Creating	PO1, PO2, PO3
12	1. Discuss the need and working principle of Carry Look ahead adder. (Dec 2012)	BTL-5	Evaluating	PO1, PO2, PO3, PO4
13	Design a full adder using 2 half adders.	BTL-5	Evaluating	PO1, PO2, PO3, PO4
14	Design a logic circuit that accepts a 4 bit Gray code and converts it into 4 bit binary code.	BTL-5	Evaluating	PO1, PO2, PO3, PO4
	UNIT III			

Functional Units of a Digital Computer: Von Neumann Architecture – Operation and Operands of Computer Hardware Instruction – Instruction Set Architecture (ISA): Memory Location, Address and Operation – Instruction and Instruction Sequencing – Addressing Modes, Encoding of Machine Instruction – Interaction between Assembly and High Level Language

PART-A

Q. No.	Questions	СО	Bloom's Level
1.	Write the basic functional units of computer? The basic functional units of a computer are input unit, output unit, memory unit, ALU unit and control unit	C204. 1	BTL1
2.	Write the basic functional units of computer? (APR/MAY 2017,NOV/DEC 2017) The basic functional units of a computer are input unit, output unit, memory unit, ALU unit and control unit.	C204. 1	BTL1

	What is a bus? What are the different buses in a CPU? [APR/MAY 2011]	C204.	BTL1
		1	
		_	
	A group of lines that serve as a connecting path for several devices is called bus		
	.The different buses in a CPU are 1] Data bus 2] Address bus 3] Control bus.		
2			
5.			
	What is meant by stored program concepts?	C204.	BTL1
4.		1	
	Stored program concept is an idea of storing the program and data in the memory		
	Define multiprogramming?(A.U.APR/MAY 2013)	C204.	BTL1
		1	
_	Multiprogramming is a technique in several jobs are in main memory at once		
5	and the processor is switched from job as needed to keep several jobs		
	advancing while keeping the peripheral devices in use.		
	What is meant by VLSI technology?	C204.	BTL6
		1	
	VLSI is the abbreviation for Very Large Scale Integration. In this technology		
6	millions of transistors are put inside a single chip as tiny components. The VLSI		
0	chips do the function of millions of transistors. These are Used to implement		
	parallel algorithms directly in hardware		
	Define multiprocessing?	C204	BTI 6
	Donne manapi occosnig.	1	DILU
	Multiprocessing is the ability of an operating system to support more than one	1	
7	process at the same time		

	List the eight great ideas invented by computer architecture? APR/MAY-2015	C204.	BTL1
		1	
	• Design for Moore's Law	1	
	• Use abstraction to simplify design		
	 Make the common case fast 		
0	Derformence vie Derelleliem		
8	• Performance via Paranensin		
	Performance via Pipelining		
	Performance via Prediction		
	Hierarchy of Memory		
	Dependability via Redundancy		
	Define power wall.	C204.	BTL1
		1	
	Old conventional wisdom		
	• Power is free		
9	Transistors are expensive		
,	 New conventional wisdom: "Power wall" 		
	Dever expensive		
	• Power expensive		
	• I ransistors "free" (Can put more on chip than can afford to turn on)		
		C2 04	
	What are clock and clock cycles?	C204.	BILI
		1	
10	The timing signals that control the processor circuits are called as clocks. The		
	clock defines regular time intervals called clock cycles.		
		C2 04	
	What is uniprocessor?	C204.	BTLI
		1	
	A uniprocessor system is defined as a <u>computer</u> system that has a single <u>central</u>		
	processing unit that is used to execute computer tasks. As more and more modern		
11	software is able to make use of <u>multiprocessing</u> architectures, such as <u>SMP</u> and		
	MPP, the term <i>uniprocessor</i> is therefore used to distinguish the class of computers		
	where all processing tasks share a single CPU		
	where an processing tasks share a single CI 0.		
	What is multicore processor?	C204	BTL1
	The is manually processed .	1	2121
	A multi-core processor is a single computing component with two or more	1	
	independent actual central processing units (called "coras") which are the units		
12	independent actual central processing units (caned cores), which are the units		
	that read and execute program instructions. The instructions are ordinary CPU		
	instructions such as add, move data, and branch, but the multiple cores can run		
	multiple instructions at the same time, increasing overall speed for programs		
	amenable to parallel computing		
	r		

13	Differentiate super computer and mainframe computer. A computer with high computational speed, very large memory and parallel structured hardware is known as a super computer.EX: CDC 6600. Mainframe computer is the large computer system containing thousands of IC's. It is a room-sized machine placed in special computer centers and not directly accessible to average users. It serves as a central computing facility for an organization such as university, factory or bank.	C204. 1	BTL1
14	Differentiate between minicomputer and microcomputer. Minicomputers are small and low cost computers are characterized by Short word size i.e. CPU word sizes of 8 or 16 bits. They have limited hardware and software facilities. They are physically smaller in size.Microcomputer is a smaller, slower and cheaper computer packing all the electronics of the computer in to a handful of IC's, including CPU and memory and IO chips	C204. 1	BTL1
15	What is instruction register?(NOV/DEC 2016) The instruction register (IR) holds the instruction that is currently being executed. Its output is available to the control circuits which generate the timing signals that control the various processing elements involved in executing the instruction.	C204. 1	BTL1
16	What is program counter? The program counter (PC) keeps track of the execution of a program. It contains the memory address of the next instruction to be fetched and executed.	C204. 1	BTL1
17	What is processor time? The sum of the periods during which the processor is active is called the processor time	C204. 1	BTL1
18	Give the CPU performance equation. CPU execution time for a program =Instruction Count XClock cycles per instructionXClock cycle time.	C204. 1	BTL1

	What is superscalar execution?	C204.	BTL1
19	In this type of execution, multiple functional units are used to create parallel paths through which different instructions can be executed in parallel. So it is possible to start the execution of several instructions in every clock cycle. This mode of operation is called superscalar execution	1	
	What is RISC and CISC?	C204.	BTL1
20	The processors with simple instructions are called as Reduced Instruction Set Computers (RISC). The processors with more complex instructions are called as Complex Instruction Set Computers (CISC).	1	
	List out the methods used to improve system performance	C204	RTI 1
21	 The methods used to improve system performance are Processor clock Basic Performance Equation Pipelining Clock rate Instruction set Compiler 	1	
	Define addressing modes and its various types.(nov/dec 2017)	C204.	BTL1
22	The different ways in which the location of a operand is specified in an instruction is referred to as addressing modes. The various types are Immediate Addressing, Register Addressing, Based or Displacement Addressing, PC-Relative Addressing, Pseudodirect Addressing.	1	
	Define register mode addressing.	C204.	BTL1
23	In register mode addressing, the name of the register is used to specify the operand. Eg. Add \$s3, \$s5,\$s6.	1	
	Define Based or Displacement mode addressing.	C204.	BTL1
24	In based or displacement mode addressing, the operand is in a memory location whose address is the sum of a register and a constant in the instruction. Eg. lw \$t0,32(\$s3).	1	

	State Amdahl's Law.	C204.	BTL1
25	Amdahl's law is a formula used to find the maximum improvement improvement possible by improving a particular part of a system. In parallel computing, Amdahl's law is mainly used to predict the theoretical maximum speedup for program processing using multiple processors. $Speedup = \frac{Performance for entire task using the enhancement when possiblePerformance for entire task without using the enhancementAlternatively,Speedup = \frac{Execution time for entire task without using the enhancement}{Execution time for entire task using the enhancement when possible}$	1	
26	Define Relative mode addressing. (Nov 2014) In PC-relative mode addressing, the branch address is the sum of the PC and a constant in the instruction In the relative address mode, the effective address is determined by the index mode by using the program counter in stead of general purpose processor register. This mode is called relative address mode.	C204. 1	BTL1
27	Distinguish pipelining from parallelism APR/MAY 2015 parallelism means we are using more hardware for the executing the desired task. in parallel computing more than one processors are running in parallel. there may be some dedicated hardware running in parallel for doing the specific task. while the pipelining is an implementation technique in which multiple instructions are overlapped ninexecution.parallelism increases the performance but the area also increases. in case of pipelining the performance and througput increases at the cost of pipelining registers area pipelining there are different hazards like data hazards, control hazards etc.	C204. 1	BTL1

	Distinguish pipelining from parallelism APR/MAY 2015	C204.	BTL1
28	parallelism means we are using more hardware for the executing the desired task. in parallel computing more than one processors are running in parallel. there may be some dedicated hardware running in parallel for doing the specific task. while the pipelining is an implementation technique in which multiple instructions are overlapped ninexecution.parallelism increases the performance but the area also increases. in case of pipelining the performance and througput increases at the cost of pipelining registers area pipelining there are different hazards like data hazards, control hazards etc.	1	
29	How to represent Instruction in a computer system?MAY/JUNE 2016 Computer instructions are the basic components of a machine language program. They are also known as <i>macrooperations</i> , since each one is comprised of a sequences of microoperations. Each instruction initiates a sequence of microoperations that fetch operands from registers or memory, possibly perform arithmetic, logic, or shift operations, and store results in registers or memory. Instructions are encoded as binary <i>instruction codes</i> . Each instruction code contains of aoperation code, or opcode, which designates the overall purpose of the instruction (e.g. add, subtract, move, input, etc.). The number of bits allocated for the opcode determined how many different instructions the architecture supports. In addition to the opcode, many instructions also contain one or more operands, which indicate where in registers or memory the data required for the operation is located. For example, add instruction requires two operands, and a not instruction requires one.	C204. 1	BTL3
30	 Brief about relative addressing mode. <u>NOV/DEC 2014</u> Relative addressing mode - In the relative address mode, the effective address is determined by the index mode by using the program counter in stead of general purpose processor register. This mode is called relative address mode. 	C204. 1	BTL1

	Distinguish between auto increment and auto decrement addressing mode?	C204.	BTL1
		1	
	MAY/JUNE 2016		
31	A special case of indirect register mode. The register whose number is included in the instruction code, contains the address of the operand. Autoincrement Mode = after operand addressing , the contents of the register is incremented. Decrement Mode = before operand addressing, the contents of the register in parentheses, to show that the contents of the register are used as the efficient address, followed by a plus sign to indicate that these contents are to be incremented after the operand is accessed. Thus, using register R4, the autoincrement mode is written as (R4)+. As a companion for the autoincrement mode, another mode is often available in which operands are accessed in the reverse order. <i>Autodecrementmode</i> The contents of a register specified register in parentheses, preceded by a minus sign to indicate that the contents of the operand. We denote the autodecrement mode by putting the specified register are to be decremented before being used as the effective address. Thus, we write (R4). This mode allows the accessing of operands in the direction of descending addresses. The action performed by the autoincrement and auto decrement addressing modes can be achieved using two instruction, one to access the operand and the other to increment or to decrement the register that contains the operand address. Combining the two operations in one instruction reduces the number if instructions needed to perform the task.		
	If computer A runs a program in 10 seconds and computer B runs the same	C204.	BTL1
	program in 15 seconds how much faster is A than B?	1	
	We know that A is <i>n</i> times as fast as B if		
32	$\frac{\text{Performance}_{A}}{\text{Performance}_{B}} = \frac{\text{Execution time}_{B}}{\text{Execution time}_{A}} = n$		
	Thus the performance ratio is		
	$\frac{15}{10} = 1.5$		
	and A is therefore 1.5 times as fast as B.		
	In the above example, we could also say that computer B is 1.5 times slower		

	than computer A, since		
	$\frac{\text{Performance}_{A}}{\text{Performance}_{B}} = 1.5$		
	means that		
	$\frac{\text{Performance}_{A}}{1.5} = \text{Performance}_{B}$		
	Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target?	C204. 1	BTL1
	Let's first find the number of clock cycles required for the program on A:		
	$CPU time_{A} = \frac{CPU clock cycles_{A}}{Clock rate_{A}}$		
33	$10 \text{ seconds} = \frac{\text{CPU clock cycles}_{\text{A}}}{2 \times 10^9 \frac{\text{cycles}}{\text{second}}}$		
	CPU clock cycles _A = 10 seconds $\times 2 \times 10^9 \frac{\text{cycles}}{\text{second}} = 20 \times 10^9 \text{ cycles}$ CPU time for B can be found using this equation:		
	$CPU time_{B} = \frac{1.2 \times CPU \ clock \ cycles_{A}}{Clock \ rate_{B}}$		
	6 seconds = $\frac{1.2 \times 20 \times 10^9 \text{ cycles}}{\text{Clock rate}_B}$		

	Clock rate _B = $\frac{1.2 \times 20 \times 10^9 \text{ cycles}}{6 \text{ seconds}} = \frac{0.2 \times 20 \times 10^9 \text{ cycles}}{\text{second}} = \frac{4 \times 10^9 \text{ cycles}}{\text{second}} = 4$ To run the program in 6 seconds, B must have twice the clock rate of A.		
	Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time of 250 ps and a CPI of 2.0 for some program, and computer B has a clock cycle time of 500 ps and a CPI of 1.2 for the same program. Which computer is faster for this program and by how much?	C204. 1	BTL1
	We know that each computer executes the same number of instructions for the program; let's call this number <i>I</i> . First, find the number of processor clock cycles for each computer:		
	CPU clock cycles _A = $I \times 2.0$		
	CPU clock cycles _B = $I \times 1.2$		
34	Now we can compute the CPU time for each computer:		
	CPU time _A = CPU clock cycles _A × Clock cycle time = $I \times 2.0 \times 250$ ps = $500 \times I$ ps		
	Likewise, for B:		
	CPU time _B = $I \times 1.2 \times 500 \text{ ps} = 600 \times I \text{ ps}$		
	Clearly, computer A is faster. The amount faster is given by the ratio of the execution times:		
	$\frac{\text{CPU performance}_{A}}{\text{CPU performance}_{B}} = \frac{\text{Execution time}_{B}}{\text{Execution time}_{A}} = \frac{600 \times I \text{ ps}}{500 \times I \text{ ps}} = 1.2$		

	We can conclude that computer A is 1.2 times as fast as computer B for this program.		
	Define CPU execution time and list the types.	C204.	BTL1
	CPU execution time	1	
	Also called CPU time . The actual time the CPU spends computing for a specific task.		
35	<u>Types:</u>		
	User CPU time		
	The CPU time spent in a program itself.		
	System CPU time		
	The CPU time spent in the operating system performing tasks on behalf of the program		
	Define response time	C204.	BTL1
	Response time:	-	
36	Also called execution time . The total time required for the computer to complete a task, including disk accesses, memory accesses, I/O activities, operating system overhead, CPU execution time, and so on.		
	What is Throughput?	C204	DTI 1
37	Also called bandwidth . Another measure of performance, it is the number of tasks completed per unit time.	1	DILI
38	Define Clock cycles: All computers are constructed using a clock that determines when events take place in the hardware. These discrete time intervals are called clock cycles (or ticks, clock ticks, clock periods, clocks, cycles).	C204. 1	BTL1

	Write Basic performance equation in terms of instruction count (the number of instructions executed by the program), CPI, and clock cycle time.	C204. 1	BTL1
39	CPU time = Instruction count \times CPI \times Clock cycle time		
	or, the clock rate is the inverse of clock cycle time:		
	$CPU time = \frac{Instruction \ count \times CPI}{Clock \ rate}$		
	Compile given Two C Assignment Statements into MIPS a = b + c; d = a - e;	C204. 1	BTL1
40	Answer add a, b, c sub d, a, e		
41	<pre>Compile givenC Assignment Statement into MIPS f = (g + h) - (i + j); add t0,g,h # temporary variable t0 contains g + h add t1,i,j # temporary variable t1 contains i + j sub f,t0,t1 # f gets t0 -t1, which is (g + h) - (i + j)</pre>	C204. 1	BTL1
42	<pre>Compile givenC Assignment Statement into MIPS g = h + A[8]; Answer The first compiled instruction is lw\$t0,8(\$s3) # Temporary reg \$t0 gets A[8] add\$s1,\$s2,\$t0 # g = h + A[8]</pre>	C204.	BTL1
	What are the three types of operands in MIPS	C204. 1	BTL1
43	1.word2.Memory Operands3.Constant or Immediate Operands		

	Compile givenC Assignment Statement into MIPS	C204.	BTL1
		1	
	A[12] = n + A[8];		
	Answer		
44	\$t0: lw\$t0,32(\$s3)		
	# Temporary reg \$t0 gets A[8]		
	add\$t0,\$s2,\$t0		
	# remporary reg sto gets $n + A[o]$ swSt0 48(Ss3)		
	# Stores h + A[8] back into A[12]		
	Write MIPS To add 4 to register \$s3.	C204.	BTL1
15		1	
45	addi\$s3,\$s3,4# \$s3 = \$s3 + 4		
		~~ · · ·	
	Define Instruction format	C204.	BTL1
	numbers The numeric version of instructions machine language and a sequence of	1	
46	such instructions <i>machine code</i> .		
	What are the types of instruction format in MIPS	C204.	BTL1
		1	
15	1. <i>R-type</i> (for register) or <i>R-format</i> .		
47			
	2.I-type (for immediate) or I-format		
	3.J-type or Jump		
	What are the types of instruction in MIPS.(APR/MAY2018)	C204.	BTL1
		1	
	1. Arithmetic instruction		
48	2. Data transfer Instruction		
	3. Logical Instruction		
	4. Conditional Branch Instruction		
	5. Unconditional jump Instruction		

49	<pre>Compile givenC Statement into MIPS if (i == j) f = g + h; else f = g - h; bne \$s3,\$s4,Else# go to Else if i ≠ j add \$s0,\$s1,\$s2# f = g + h (skipped if i ≠ j)</pre>	C204. 1	BTL1
50	<pre>Compile givenC Statement into MIPS while (save[i] == k) i += 1; Ans: Loop: sll\$t1,\$s3,2# Temp reg \$t1 = i * 4</pre>	C204. 1	BTL1
51	 State indirect addressing mode give example.(APR/May 2017) Indirect Mode. The effective address of the operand is the contents of a register or main memory location, location whose address appears in the instruction Once it's there, instead of finding an operand, it finds an address where the operand is located. LOAD R1, @R2 Load the content of the memory address stored atregister R2 to register R1. 	C204. 1	BTL1

PART-B

Q. No.	Questions	СО	Bloom's Level
1.	 i)Discuss in detail about Eight great ideas of computer Architecture.(8) <i>Page.No:11-13</i>) ii) Explain in detail about Technologies for Building Processors and Memory (8))(<i>Page.No:24-28</i>) 	C204. 1	BTL5
2.	Explain the various components of computer System with neat diagram (16)	C204.	BTL5

	.(NOV/DEC2014,NOV/DEC2015,APR/MAY 2016,NOV/DEC	1	
	2016,APR/MAY2018)) (Page.No:16-17)		
		G2 04	
	Discuss in detail the various measures of performance of a computer(16)	C204.	BTL6
	(Page No. 28-40)	1	
3.	(1 ugc.110.20-40)		
	Define Addressing mode and explain the different types of basic	C204.	BTL5
	addressing modes with an example	1	
1	(ADDIL /MAV2015 NOV/DEC2015 ADD/MAV 2016 NOV/DEC		
т.	(AI KII/MAT2013, NO V/DEC2013, AI K/MAT2010, NO V/DEC 2016 APR/MAY2018)		
	(Page.No:116-117)		
	i)Discuss the Logical operations and control operations of computer (12)	C204	BTI 6
	i) Discuss the Dogical operations and control operations of computer (12)	1	DILO
	(Page.No:87-89)		
5.	ii)Write short notes on Power wall(6)		
	n) write short notes on rower wan(0)		
	(Page.No:40-42)		
	Consider three different processors D1 D2 and D2 eventing the same instruction	C204	DTI 5
	set P1 has 3 GHz clock rate and a CPI of 1.5 P2 has a 2.5 GHz clock rate and a	C204.	DILJ
	CPL of 1.0, P3 has a 4.0 GHz clock rate and has a CPL of 2.2. (APR/MAY 2018)	1	
	a. Which processor has the highest performance expressed in instructions		
	per second?		
	b. If the processors each execute a program in 10 seconds, find the number		
6.	of cycles and the number of instructions.		
	c. We are trying to reduce the execution time by 30% but this leads to an		
	Increase		
	of 20% in the CPI. What clock rate should we have to get this time		
	reduction?		
	(Bofor Notes)		

	Explain various instruction format illustrate the same with an example	C204.	BTL5
7.	NOV/DEC2017 (Page.No:80-86)	1	
	Explain direct, immediate, relative and indexed addressing modes with	C204.	BTL5
8.	example APR/MAY2018 (Page.No:116-117)	1	
		<u>C204</u>	
	State the CPU performance equation and the factors that affect performance	C204.	BTL5
9.			
	(NOV/DEC2014) (Refer Notes)		
	Discuss about the various techniques to represent instructions in a computer	C204.	BTL6
10	system.	1	
10.	(APRIL/MAY2015,NOV/DEC 2017) (Page.No:80-86)		
	What is the need for addressing in a computer system?Explain the different	C204.	BTL5
11.	addressing modes with suitable examples.(APRIL/MAY2015)	1	
	(Page.No:116-117)		
12	Explain types of operations and operands with examples.(NOV/DEC 2017)	C204.	BTL5
12.	(Page.No:63-70)	1	
	Consider two diff erent implementations of the same instruction	C204.	BTL5
	set architecture. The instructions can be divided into four classes according to	1	
12	their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, 3,		
13.	and 3, and P2 with a clock rate of 3 GHz and CPIs of 2, 2, 2, and 2.		
	Given a program with a dynamic instruction count of 1.0E6 instructions divided		
	into classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D,		

	which implementation is faster?		
	a. What is the global CPI for each implementation?		
	b. Find the clock cycles required in both cases.		
	(Refer Notes)		
	To what should the CPI of load/store instructions be	C204.	BTL5
14.	reduced in order for a single processor to match the performance of four processors using the original CPI values?	1	
	(Refer Notes)		
	Describe the steps that transform a program written in a high-level	C204.	BTL4
15.	language such as C into a representation that is directly executed by a computer processor.	1	
	(Refer Notes)		

UNIT IV

9

Instruction Execution – Building a Data Path – Designing a Control Unit – Hardwired Control, Microprogrammed Control – Pipelining – Data Hazard – Control Hazards – Exceptions.

PART-A

Q. No.	Questions	СО	Bloom's Level
1.	What is pipelining? The technique of overlapping the execution of successive instruction for substantial improvement in performance is called pipelining.	C204. 3	BTL1
2.	What is and precise exception?	C204. 3	BTL1

	A precise exception is one in which all instructions prior to the faulting instruction are complete and instruction following the faulting instruction, including the faulty instruction; do not change the state of the machine		
	Define processor cycle in pipelining.	C204. 3	BTL1
	The time required between moving an instruction one step down the pipeline is a processor cycle.		
3.			
	What is meant by pipeline bubble?(NOV/DEC 2016)	C204.	BTL1
		3	
4.	To resolve the hazard the pipeline is stall for 1 clock cycle. A stall is commonly called a pipeline bubble, since it floats through the pipeline taking space but carrying no useful work.		
	What is pipeline register delay?	C204.	BTL1
		3	
5	Adding registers between pipeline stages me adding logic between stages and setup and hold times for proper operations. This delay is known as pipeline register delay.		
	What are the major characteristics of a pipeline?	C204.	BTL6
	The major characteristics of a pipeline are:	5	
6	1. Pipelining cannot be implemented on a single task, as it works by splitting multiple tasks into a number of subtasks and operating on them simultaneously.		
	The speedup or efficiency achieved by suing a pipeline depends on the number of pipe stages and the number of available tasks that can be subdivided		

	What is data path?(NOV/DEC 2016,APR/MAY2018)	C204.	BTL6
		3	
	As instruction execution progress data are transferred from one instruction to		
7	another often passing through the ALU to perform some arithmetic or logical		
/	operations. The registers, ALU, and the interconnecting bus are collectively		
	referred as the data path.		
	What is a pipeline hazard and what are its types?	C204.	BTL1
		3	
	Any condition that causes the nineline to stall is called hazard. They are		
8	also called as stalls or bubbles. The various pipeline hazards are:		
	Hazard Control Hazard		
	Hazard Control Hazard		
	What is Instruction or control hazard?	C204.	BTL1
		3	
	The pipeline may be stalled because of a delay in the availability of an		
9	instruction. For example, this may be a result of a miss in the cache, requiring		
	the instruction to be fetched from the main memory. Such hazards are often		
	called control hazards or instruction hazard.		
	Define structural hazards.	C204.	BTL1
		3	
10	This is the situation when two instruction require the use of a given hardware		
	resource at the same time. The most common case in which this hazard may arise		
	is in access to memory		
		C2 04	DTI 1
	what is side effect?	C204.	BILI
11		3	
	When a location other than one explicitly named in an instruction as a destination		
	operand is affected, the instruction is said to have a side effect		
	What do you mean by branch penalty?	C204.	BTL1
12		3	
12	The time lost as a result of a branch instruction is often referred to as branch		
	penalty		
	What is branch folding?	C204.	BTL1
		3	
13	When the instruction fetch unit executes the branch instruction concurrently		
	with the execution of the other instruction, then this technique is called branch folding		
	rorung.		

	What do you mean by delayed branching?	C204.	BTL1
		3	
	Delayed branching is used to minimize the penalty incurred as a result of		
14	conditional branch instruction. The location following the branch instruction is		
14	called delay slot. The instructions in the delay slots are always fetched and they are		
	branching takes place one instruction later than where the branch instruction		
	appears in the instruction sequence in the memory hence the name delayed		
	branching		
	Define exception and interrupt. Dec 2012 NOV/DEC	C204.	BTLI
	14,MAY/JUNE	3	
	2016,APR/MAY2018))		
	Exception:		
	The term exception is used to refer to any event that causes an interruption.		
15			
	Interrupt:		
	An exception that comes from outside of the processor. There are two		
	types of interrupt.		
	1. Imprecise interrupt and 2.Precise interrupt		
	Why is branch prediction algorithm needed? Differentiate between the	C204.	BTL1
	static and dynamic techniques. (May 2015, APK/MAY 2015, NOV/DEC 15)	3	
	The branch instruction will introduce branch penalty which would reduce the		
	gain in performance expected from pipelining. Branch instructions can be		
	handled in several ways to reduce their negative impact on the rate of		
	execution of instructions. Thus the branch prediction algorithm is needed.		
16	Statia Dranch pradiction		
	State Branch prediction		
	The static branch prediction assumes that the branch will not take place and to		
	continue to fetch instructions in sequential address order.		
	Dynamic Branch prediction		
	The idea is that the processor hardware assesses the likelihood of a given		

	branch being taken by keeping track of branch decisions every time that instruction is executed. The execution history used in predicting the outcome of a given branch instruction is the result of the most recent execution of that instruction.		
	What is branch Target Address?	C204.	BTL1
		3	
17	The address specified in a branch, which becomes the new program counter, if the branch is taken. In MIPS the branch target address is given by the sum of the offset field of the instruction and the address of the instruction following the branch		
	How do control instructions like branch, cause problems in a pipelined processor?	C204. 3	BTL1
18	Pipelined processor gives the best throughput for sequenced line instruction. In branch instruction, as it has to calculate the target address, whether the instruction jump from one memory location to other. In the meantime, before calculating the larger, the next sequence instructions are got into the pipelines, which are rolled back, when target is calculated.		
	What is meant by super scalar processor?	C204.	BTL1
19	Super scalar processors are designed to exploit more instruction level parallelism in user programs. This means that multiple functional units are used. With such an arrangement it is possible to start the execution of several instructions in every clock cycle. This mode of operation is called super scalar execution.	3	
<u> </u>	Define pipeline speedup. [APR/MAY 2012] (A.U.NOV/DEC 2012)	C204.	BTL1
20	Speed up is the ratio of the average instruction time without pipelining to the average instruction time with pipelining. Average instruction time without pipelining Speedup= Average instruction time with pipelining	3	

	What is Vectorizer?	C204.	BTL1
21	The process to replace a block of sequential code by vector instructions is called vectorization. The system software, which generates parallelism, is called as vectorizing compiler	5	
	What is pipelined computer?	C204.	BTL1
22	When hardware is divided in to a number of sub units so as to perform the sub operations in an overlapped fashion is called as a pipelined computer.	5	
	List the various pipelined processors.	C204.	BTL1
23	8086, 8088, 80286, 80386. STAR 100, CRAY 1 and CYBER 205 etc	3	
	Classify the pipeline computers.	C204.	BTL1
	Based on level of processing \rightarrow processor pipeline, instruction pipeline, arithmetic pipelines	3	
24	Based on number of functions \rightarrow Uni-functional and multi functional pipelines.		
	Based on the configuration \rightarrow Static and Dynamic pipelines and linear and non linear pipelines		
	Based on type of input \rightarrow Scalar and vector pipelines. Asf		
	Define Pineline speedun (Nov/Dec 2013)	C204	BTI 1
	Time per instruction on unpipelined machine	3	DILI
	The ideal speedup		
	from a pipeline is equal to the number of stages in the		
25	pipeline.		

26	Write down the expression for speedup factor in a pipelined architecture. [MAY/JUNE '11] The speedup for a pipeline computer is $S = (k + n - 1)$ tp Where,K \rightarrow number of segments in a pipeline,N \rightarrow number of instructions to be executed. Tp \rightarrow cycle time	C204. 3	BTL1
	What are the problems faced in instruction pipeline.	C204.	BTL1
	Resource conflicts \rightarrow Caused by access to the memory by two at the same time. Most of the conflicts can be resolved by using separate instruction and data memories.	3	
27	Data dependency \rightarrow Arises when an instruction depends on the results of the previous instruction but this result is not yet available.		
	Branch difficulties \rightarrow Arises from branch and other instruction that change the value of PC (Program Counter).		
	What is meant by vectored interrupt? (Nov/Dec 2013)	C204.	BTL1
28	An interrupt for which the address to which control is transferred is determined by the cause of the exception.	3	
	What is the need for speculation?NOV/DEC 2014	C204.	BTL3
29	One of the most important methods for finding and exploiting more ILP is speculation. It is an approach whereby the compiler or processor guesses the outcome of an instruction to remove it as dependence in executing other instructions. For example, we might speculate on the outcome of a branch, so	3	

	that instructions after the branch could be executed earlier.		
	Speculation (also known as <i>speculative loading</i>), is a process implemented in Explicitly Parallel Instruction Computing (EPIC) processors and their compiler s to reduce processor-memory exchanging bottlenecks or latency by putting all the data into memory in advance of an actual load instruction		
	Define Imprecise, Precise interrupt	C204.	BTL1
	Imprecise interrupt	3	
30	Also called imprecise exception. Interrupts or exceptions in pipelined computers that are not associated with the exact instruction that was the cause of the interrupt or exception.		
	Precise interrupt		
	Also called precise exception. An interrupt or exception that is always associated with the correct instruction in pipelined computers		
	What are the advantages of pipelining?MAY/JUNE 2016	C204.	BTL1
31	The cycle time of the processor is reduced; increasing the instruction throughput.Some combinational circuits such as adders or multipliers can be made faster by adding more circuitry. If pipelining is used instead, it can save circuitry vs. a more complex combinational circuit.	3	
	What is Program counter (PC)(Fetching) The projector containing the address of the instruction in the program being evecuted	C204.	BTL1
32	The register containing the address of the instruction in the program being executed	3	
	What is Adder:	C204.	BTL1
33	an ALU wired to always add its two 32-bit inputs and place the sum on its output.	3	

	What is Register file(de	coding):			C204.	BTL1
	A state element	be read and	3			
34	written by supplying a re	egister number to be acces	ssed.			
	Define Sign-extend in da	ata path.			C204.	BTL1
	To increase the	size of a data item by repl	icating the high-orde	er sign bit of	3	
35	a unit to sign-extend	n in the high-order bits of the 16-bit offset field in	the instruction to a 3	on data item.		
	value	the ro-on onset neid in	the instruction to a c	2-on signed		
	Define 01 from				C204	DTI 1
	■ The jump instruction	operates by replacing the	e lower 28 bits of the	PC with the	C204.	BILI
26	lower 26 bits of the	instruction shifted left by	2 bits. Simply conca	tenating 00	5	
36	to the jump offset ac	complishes this shift				
	What is Delayed branch	1?			C204.	BTL1
	A type of branch where	the instruction immediate	ely following the bra	nch is always	3	
37	executed, independent of whether the branch condition is true or false.					
	What are the contr	ol lines of MIPS function	ns.		C204.	BTL1
					3	
				1		
		ALU control lines	Function			
38		0000	AND			
		0001	OR			
		0010	11			
		0010				
		0110	aub			
		0110	Sub			

		0111	Set lessthan		
		1100	NOR		
20	Define Don't An el the values	-care term lement of a logical function in w s of all the inputs	hich the output does not depo	C204. 3	BTL1
39					
	What are t	the Function of seven control lir	nes?	C204.	BTL1
	Signal name	Effect when deasserted	Effect when asserted		
	RegDst	The register destination number for the Write register comes from the rt field (bits 20:16).	The register destination number for the register comes from the rd field (bits 1	e Write 5:11).	
	RegWrite	None.	The register on the Write register inpu written with the value on the Write data	t is a input.	
	ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign- extended, lower 16 bits of the instruction	on.	
40	PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the that computes the branch target.	e adder	
	MemRead	None.	Data memory contents designated by the address input are put on the Read data	he output.	
	MemWrite	None.	Data memory contents designated by address input are replaced by the valu the Write data input.	the e on	
	MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data comes from the data memory.	a input	
	What are the	Disadvantages of single cycle in such the single-cycle design will	plementation?	C204.	BTL1
	in mo	odern designs because it is inefficient of the over	cient.		
41	imple	ementation is likely to be poor, si	ince the clock cycle is too lo	ng.	
	• The p signif	ficant,.	le design with a fixed clock	c cycle 18	
	• To in comp	mplement the floating-point un lex instructions, this single-cycl	nit or an instruction set w e design wouldn't work well	ith more	

	• A single-cycle implementation thus violates the great idea of making the common case fast .		
42	 What is Structural hazard? When a planned instruction cannot execute in the proper clock cycle because the hardware does not support the combination of instructions that are set to execute. If there is a single memory instead of two memories. If the pipeline had a fourth instruction, that in the same clock cycle the first instruction is accessing data from memory while the fourth instruction is fetching an instruction from that same memory. Without two memories, pipeline could have a structural hazard. <u>To avoid structural hazards</u> When designing a pipeline designer can change the design By providing sufficient resources 	C204. 3	BTL1
43	 Define Data Hazards(APR/MAY 2017) Data hazard is also called a pipeline data hazard. When a planned instruction cannot execute in the proper clock cycle because data that is needed to execute the instruction is not yet available. In a computer pipeline, data hazards arise from the dependence of one instruction on an earlier one that is still in the pipeline Example: add instruction followed immediately by a subtract instruction that uses the sum (\$s0): add\$s0, \$t0, \$t1 sub\$t2, \$s0, \$t3 	C204. 3	BTL1
44	Define data Forwarding Forwarding is also called as bypassing . A method of resolving a data hazard by retrieving the missing data element from internal buffers rather than waiting for it to arrive from programmer-visible registers or memory.	C204. 3	BTL1
45	Define load-use data hazard A specific form of data hazard in which the data being loaded by a load instruction has not yet become available when it is needed by another instruction	C204. 3	BTL1

	Define Pipeline stall	C204.	BTL1
	Pipeline stall is also called as bubble . A stall initiated in order to resolve a	3	
	hazard.		
	Program		
	execution 200 400 600 800 1000 1200 1400		
46	(in instructions)		
	Iw \$s0, 20(\$t1) IF ID EX MEM WB		
	mmmmm		
	(bubble) (bubble) (bubble) (bubble)		
	sub \$t2, \$s0, \$t3		
	What is Control Hazard?	C204.	BTL1
	Control hazard is also called as branch hazard . When the proper	3	
47	instruction cannot execute in the proper pipeline clock cycle because the instruction that was fetched is not the one that is needed that is the flow of		
	instruction addresses is not what the pipeline expected.		
	What are the Schemes for resolving control hazards?	C204.	BTL1
	$1 A \dots D \dots 1 N (T 1 \dots 1)$	3	
	1. Assume Branch Not Taken:		
19	2. Reducing the Delay of Branches:		
40	3. Dynamic Branch Prediction:		
	Define Branch delay slot	C204	BTI 1
	The slot directly after a delayed branch instruction, which in the MIPS	3	DILI
	architecture is filled by an instruction that does not affect the branch.	5	
49			
		~~~	
	Define Correlating, Tournament branch predictor	C204.	BTL1
	Correlating predictor	3	
	A branch predictor that combines local behavior of a particular branch and		
	global information about the behavior of some recent number of executed		
50	branches.		
	Toursenant bronch and distor		
	A branch predictor with multiple predictions for each branch and a		
	selection mechanism that chooses which predictor to enable for a given brench		
	selection mechanism that chooses which predictor to chable for a given branch		

	Name control signal to perform arithmetic operation.(APR/MAY 2017)	C204.	BTL1
	1.Regdst	3	
	2.Regwrite		
51	3.ALU Src		
	what is ideal cycle per instruction in pipelining?(APR/MAY 2018)	C204.	BTL1
	With pipelining, a new instruction is fetched every clock cycle by exploiting	3	
	instruction-level parallelism, therefore, since one could theoretically have five	5	
52	instructions in the five pipeline stages at once (one instruction per stage), a		
52	different instruction would complete stage 5 in every clock cycle		

#### UNIT V MEMORY AND I/O 9

Memory Concepts and Hierarchy – Memory Management – Cache Memories: Mapping and Replacement Techniques – Virtual Memory – DMA – I/O – Accessing I/O: Parallel and Serial Interface – Interrupt I/O – Interconnection Standards: USB, SATA

## UNIT V MEMORY & I/O SYSTEMS

9

Memory Concepts and Hierarchy – Memory Management – Cache Memories: Mapping and Replacement Techniques – Virtual Memory – DMA – I/O – Accessing I/O: Parallel and Serial Interface – Interrupt I/O – Interconnection Standards: USB, SATA

#### PART -A

Q. No.	Questions	СО	Bloom's Level
1.	What is principle of locality?	C204. 5	BTL1
	The principle of locality states that programs access a relatively small		

	portion of their address space at any instant of time		
2.	<b>Define spatial locality.</b> The locality principle stating that if a data location is referenced, data locations with nearby addresses will tend to be referenced soon.	C204. 5	BTL1
3.	Define Memory Hierarchy.(MAY/JUNE 2016) A structure that uses multiple levels of memory with different speeds and sizes. The faster memories are more expensive per bit than the slower memories.	C204. 5	BTL1
4.	<ul> <li>Define hit ratio. (A.U.APR/MAY 2013,NOV/DEC 2015)</li> <li>When a processor refers a data item from a cache, if the referenced item is in the cache, then such a reference is called Hit. If the referenced data is not in the cache, then it is called Miss, Hit ratio is defined as the ratio of number of Hits to number of references.</li> <li>Hit ratio =Total Number of references</li> </ul>	C204. 5	BTL1
5	What is TLB? What is its significance? Translation look aside buffer is a small cache incorporated in memory management unit. It consists of page table entries that correspond to most recently accessed pages. Significance The TLB enables faster address computing. It contains 64 to 256 entries	C204. 5	BTL1
6	<b>Define temporal locality.</b> The principle stating that a data location is referenced then it will tend to be referenced again soon.	C204. 5	BTL6

7	How cache memory is used to reduce the execution time. (APR/MAY'10) If active portions of the program and data are placed in a fast small memory, the average memory access time can be reduced, thus reducing the total execution time of the program. Such a fast small memory is called as cache memory	C204. 5	BTL6
8	Define memory interleaving. (A.U.MAY/JUNE '11) (apr/may2017) In order to carry out two or more simultaneous access to memory, the memory must be partitioned in to separate modules. The advantage of a modular memory is that it allows the interleaving i.e. consecutive addresses are assigned to different memory module	C204. 5	BTL1
9	<b>Define Hit and Miss? (DEC 2013)</b> The performance of cache memory is frequently measured in terms of a quantity called hit ratio. When the CPU refers to memory and finds the word in cache, it is said to produce a hit. If the word is not found in cache, then it is in main memory and it counts as a miss	C204. 5	BTL1
10	What is cache memory?NOV/DEC 2016 It is a fast memory that is inserted between the larger slower main memory and the processor. It holds the currently active segments of a program and their data	C204. 5	BTL1
11	What is memory system? [MAY/JUNE '11] [APR/MAY 2012] Every computer contains several types of devices to store the instructions and data required for its operation. These storage devices plus the algorithm-implemented by hardware and/or software-needed to manage the stored information from the memory system of computer	C204. 5	BTL1
12	What is Read Access Time? [APR/MAY 2012] A basic performance measure is the average time to read a fixed amount of information, for instance, one word, from the memory. This parameter is called the read access time	C204. 5	BTL1

	What is the necessary of virtual memory? State the advantages of virtual memory? MAY/JUNE	C204.	BTL1
	2016	5	
	Virtual memory is an important concept related to memory management. It is		
	addressed in a virtual address space that can be as large as the addressing		
13	capability of CPU.		
	Virtual memory is a technique that uses main memory as a "cache" for		
	secondary		
	storage. Two major motivations for virtual memory: to allow efficient and safe sharing of memory among multiple programs and to remove the programming		
	burdens of a small, limited amount of main memory		
	What are the units of an interface? (Dec 2012)	C204.	BTL1
14	DATAIN DATAOUT SIN SOUT	5	
	DATAIN, DATAOUT, SIN, SOUT		
	Distinguish between isolated and memory meaned 1/02 (May 2012)	C204	DTI 1
	Distinguish between isolated and memory mapped 1/O? (May 2015)	C204. 5	DILI
	The <b>isolated I/O</b> method isolates memory and I/O addresses so that memory address values are not affected by interface address assignment since each has its		
15	own address space.		
	In <b>memory mapped I/O</b> , there are no specific input or output instructions. The		
	CPU can manipulate I/O data residing in interface registers with the same		
	instructions that are used to manipulate memory words		
	Distinguish between memory mapped I/O and I/O mapped I/O. Memory mapped I/O:	C204. 5	BTL1
	When I/O devices and the memory share the same address space, the arrangement is called memory mapped I/O. The machine instructions that can		
	access memory is used to trfer data to or from an I/O device.		
16			
	I/O mapped I/O:		
	Here the I/O devices the memories have different address space. It has special I/O instructions. The advantage of a separate I/O address space is that I/O		
	devices deals with fewer address lines.		

17	<b>Define virtual memory.(nov/dec 2017)</b> The data is to be stored in physical memory locations that have addresses different from those specified by the program. The memory control circuitry translates the address specified by the program into an address that can be used to access the physical memory	C204. 5	BTL1
18	What is Semi Random Access? Memory devices such as magnetic hard disks and CD-ROMs contain many rotating storage tracks. If each track has its own read write head, the tracks can be accessed randomly, but access within each track is serial. In such cases the access mode is semi random.	C204. 5	BTL1
19	What is the use of DMA? (Dec 2012)(Dec 2013,APR/MAY2018) DMA (Direct Memory Access) provides I/O transfer of data directly to and from the memory unit and the peripheral.	C204. 5	BTL1
20	Mention the advantages of USB. (May 2013) The Universal Serial Bus (USB) is an industry standard developed to provide two speed of operation called low-speed and full-speed. They provide simple, low cost and easy to use interconnect system.	C204. 5	BTL1
21	What is meant by vectored interrupt?(Dec 2013) Vectored Interrupts are type of I/O interrupts in which the device that generates the interruptrequest (also called IRQ in some text books) identifies itself directly to the processor	C204. 5	BTL1

	Compare Static RAM and Dynamic RAM.(Dec 2013,APR/MAY2018)	C204.	BTL1
22	Static RAM is more expensive, requires four times the amount of space for a given amount of data than dynamic RAM, but, unlike dynamic RAM, does not need to be power-refreshed and is therefore faster to access. Dynamic RAM uses a kind of capacitor that needs frequent power refreshing to retain its charge. Because reading a DRAM discharges its contents, a power refresh is required after each read. Apart from reading, just to maintain the charge that holds its content in place, DRAM must be refreshed about every 15 microseconds. DRAM is the least expensive kind of RAM. SRAMs are simply integrated circuits that are memory arrays with a single access port that can provide either a read or a write. SRAMs have a fixed access time to any datum. SRAMs don't need to refresh and so the access time is very close to the cycle time. SRAMs typically use six to eight transistors per bit to prevent the information from being disturbed when read. SRAM needs only minimal power to retain the charge in standby mode. In a dynamic RAM (DRAM), the value kept in a cell is stored as a charge in a capacitor. A single transistor is then used to access this stored charge, either to read the value or to overwrite the charge stored there. Because DRAMs use only a single transistor per bit of storage, they are much denser and cheaper per bit than SRAM	5	BILI
	what is DMA <u>?(NOV/DEC 2014)</u>	C204. 5	BTL1
23	Direct memory access (DMA) is a method that allows an input/output (I/O) device to send or receive data directly to or from the main memory, bypassing the CPU to speed up memory operations. The process is managed by a chip known as a DMA controller (DMAC).		

	Differentiate programmed I/O and interrupt i/O(NOV/DEC2014)				
				5	
	programmed I/O	interrupt i	/0		
24	Programmed IO is the process of IO instruction written in computer	Interrupt In interrupt ar	itiated IO is done by using nd some special command.		
	In Programmed IO technique to transfer data,required constant motoring on peripheral by CPU,once data transfer is initiated, CPU have to wait for next transfer.	In Interrupt transfer init program wi the interfac device.	Initiated IO once data tiated ,CPU execute next thout wasting time and the keep monitoring the		
25	what is the purpose of dirty /modified bit in cache memory.(NOV/DEC2014) A dirty bit or modified bit is a bit that is associated with a block of computer memory and indicates whether or not the corresponding block of memory has been modified.[1] The dirty bit is set when the processor writes to (modifies) this memory. The bit indicates that its associated block of memory has been modified and has not yet been saved to storage.				BTL1
	What is the need to implement memory	y as a hierarc	hy? (APRIL/MAY2015)	C204. 5	BTL1
	Speed Processor Size	Cost (\$/bit)	Current technology		
26	Fastest Memory Smallest	Highest	SRAM		
20	Memory		DRAM		
	Slowest Memory Biggest	Lowest	Magnetic disk		
	The basic structure of a me	mory hierarchy.			
27	Point out how DMA can improve I/O speed? A CPU speeds continue to increase elements on the same chip.A large amou Problem in the transfer of data to CPU o time so that CPU has some work to do a	<b>PRIL/MAY 201</b> e, and new CI unt of data ca or even memo at all time.	5 PUs have multiple processing an be processed very quickly bry in a reasonable amount of Vithout DMA when the CPU	C204. 5	BTL1
	is using programmed input/output, it i	s typically f	ully occupied for the entire		

	duration of the read or write operation, and is thus unavailable to perform other work. With DMA, the CPU first initiates the transfer, then it does other operations while the transfer is in progress, and it finally receives an <u>interrupt</u> from the DMA controller when the operation is done.				
	What are the various memory Technolog Memory Technologies	gies?NOV/DEC 2015		C204. 5	BTL1
	Main memory is implemented from while levels closer to the processor memory). DRAM is less costly per slower. The price difference arises to bit of memory, and DRAMs thus has silicon;	DRAM (dynamic random acc (caches) use SRAM (static ran bit than SRAM, although it is because DRAM uses significant we larger capacity for the same	eess memory), adom access substantially atly less area per e amount of		
28	Memory technology	Typical access time	\$ per GiB in 202		
	SRAM semiconductor memory	0.5–2.5 ns	\$500-\$1000		
	DRAM semiconductor memory	50–70 ns	\$10-\$20		
	Flash semiconductor memory	5,000–50,000 ns	\$0.75-\$1.00		
	Magnetic disk	5,000,000–20,000,000 ns	\$0.05–\$0		
29	What is flash memory? Flash memory is a type of e memory (EEPROM). Unlike disks a out flash memory bits. To cope with controller to spread the writes by re- times to less trodden blocks. This te	electrically erasable programm and DRAM, EEPROM techno in such limits, most flash produ mapping blocks that have been echnique is called wear levelin	able read-only logies can wear cts include a 1 written many g.	C204. 5	BTL3

	In many computers the cache block size is in the range 32 to 128 bytes.	C204.	BTL1
	What would be the main Advantages and disadvantages of making the size	5	
	of the cache blocks larger or smaller?		
30			
	Larger the size of the cache fewer be the cache misses if most of the data in the		
	block are actually used. It will be wasteful if much of the data are not used before		
	the cache block is moved from cache. Smaller size means more misses		
	Define USB.	C204.	BTL1
		5	
	Universal Serial Bus, an external busstandard that supports data transfer ratesof		
	12 Mbps. A single USB portcan be used to connect up to 127 peripheral devices,		
	such as mice, modems, and keyboards. USB also supportsPlug-and-Play		
31	installationandhot plugging.		
	•		
	Define Memory latency	C204.	BTL1
	The amount of time it takes to transfer a word of data to or from the	5	
32	memory.		
	includi y.		
	Define Memory bandwidth	C204	BTI 1
	Denne Memory Danuwidur	C204.	DILI
33	Tthe number of bits or bytes that can be transferred in one second. It is used	5	
55	to measure how much time is needed to transfer an entire block of data.		
	Define miss Rate.	C204.	BTL1
34		5	
54	The miss rate (1-hit rate) is the fraction of memory accesses not found in the		
	upper level.		
	Define Hit rote	C204	DTI 1
	Define Hit fate.	C204.	DILI
35	Hit rate ⁽⁾ The fraction of memory accesses found in a level of the memory	3	
	hierarchy. •		
		<b>G2</b> 04	DET 1
		C204.	BILI
26	Define miss rate.	5	
36			
	Miss rate ⁽⁾ The fraction of memory accesses not found in a level of the memory		
	hierarchy.		
1		1	1

	Define Hit time.	C204.	BTL1
37	Hit time is the time to access the upper level of the memory hierarchy, which includes the time needed to determine whether the access is a hit or a miss	5	
	Define miss penalty	C204.	BTL1
38	The miss penalty is the time to replace a block in the upper level with the corresponding block from the lower level, plus the time to deliver this block to the processor	5	
	Define tag in TLB	C204.	BTL1
		5	
39	Tag ⁽⁾ A field in a table used for a memory hierarchy that contains the address information required to identify whether the associated block in the hierarchy corresponds to a requested word.		
		C204.	BTL1
	What are the steps to be taken on an instruction cache miss:	5	
	1. Send the original PC value (current $PC - 4$ ) to the memory.		
40	2. Instruct main memory to perform a read and wait for the memory to complete its access.		
	3. Write the cache entry, putting the data from memory in the data portion of the entry, writing the upper bits of the address (from the ALU) into the tag field, and turning the valid bit on.		
	4. Restart the instruction execution at the first step, which will refetch the instruction, this time finding it in the cache		
	What is write through cache	C204. 5	BTL1
41	The simplest way to keep the main memory and the cache consistent is always to write the data into both the memory and the cache. • This scheme is called write-through.		
	What is write back cache	C204.	BTL1
42		5	
	In a write back scheme, when a write occurs, the new value is written only to the block in the cache.		

		C204.	BTL1
	What are the task given to immense each a garfamman as?	5	
	what are the techniques to improve cache performance?		
43	Two different techniques for improving cache performance. • One focuses on		
	reducing the miss rate by reducing the probability that two different memory		
	blocks will participate for the same cache location. • The second technique reduces the miss penalty by adding an additional level to the hierarchy. This		
	technique, called multilevel caching		
		C204.	BTL1
	Define dirty bit	5	
44			
	dirty bit is commonly used. This status bit indicates whether the block is dirty		
	(modified while in the cache) or clean (not modified).		
	What is TLB.	C204.	BTL1
		5	
45			
	Translation-lookaside buffer (TLB)OA cache that keeps track of recently used		
	address mappings to try to avoid an access to the page table.		
		C204	BTI 1
		5	DILI
	What are the messages transferred in DMA?	5	
46			
	To initiate the transfer of a block of words , the processor sends, i) Starting		
	address ii) Number of words in the block iii)Direction of transfer.		
	Define Burst mode.	C204.	BTL1
		5	
17			
47	Burst Mode: The DMA controller may be given exclusive(limited) access to		
	the main memory to transfer a block of data without interruption. This is		
	known as Burst/Block Mode. •		
	Define bus master	C204.	BTL1
		5	
48			
	Bus Master: The device that is allowed to initiate data transfers on the bus at		
	any given time is called the bus master		
	Define hus arbitration	C204	DTI 1
		C204.	DILI
49		5	
	Bug Arbitration. It is the process by which the part device to become the bug		
	master is selected and the bus mastership is transferred to it		
	mater is service and the sub induction p is transferred to it.		

	What are the approaches for bus arbitration?	C204.	BTL1
		5	
50			
	There are 2 approaches to bus arbitration. They are i)Centralized arbitration (		
	A single bus arbiter performs arbitration) ii)Distributed arbitration (all devices		
	participate in the selection of next bus master).		

# PART -B

Q. No.	Questions	СО	Bloom's Level
1	ExplainindetailaboutmemoryTechnologies(APRIL/MAY2015,NOV/DEC2017) (Page.No:-378-383)	C204. 5	BTL5
2	Expain in detail about memory Hierarchy with neat diagram ( <i>Page.No:-374-378</i> )	C204. 5	BTL5
3	Discuss the various mapping schemes used in cache memory(NOV/DEC2014) ( <i>Page.No:-383-397</i> )	C204. 5	BTL6
4	Discuss the methods used to measure and improve the performance of the cache.(NOV/DEC 2017) ( <i>Page.No:-398-417</i> )	C204. 5	BTL6
5.	Explain the virtual memory address translation and TLB with necessary diagram.(APRIL/MAY2015,NOV/DEC 2015,NOV/DEC 2016,APR/MAY2018) ( <i>Page.No:</i> -427-452)	C204. 5	BTL5
6.	Draw the typical block diagram of a DMA controller and explain how it is used for direct data transfer between memory and peripherals. (NOV/DEC 2015,MAY/JUNE 2016,NOV/DEC 2016,MAY/JUN 2018) <i>Page.No:-399-</i> 402)	C204. 5	BTL5
7.	Explain in detail about interrupts with diagram ( <i>Page.No:-436-242</i> )	C204. 5	BTL5

0	Describe in detail about programmed Input/Output with neat diagram	C204.	BTL5
0.	(MAY/JUN 2018) (Refer notes)	5	
	Explain in detail about the bus arbitration techniques.(NOV/DEC2014)(8)	C204.	BTL5
9.	(Page.No:-237-242)	5	
	Draw different memory address layouts and brief about the technique used	C204.	BTL5
10	to increase the average rate of fetching words from the main memory	5	
10.	(8)( <b>NOV/DEC2014</b> )		
	(Refer notes)		
	Explain in detail about any two standard input and output interfaces	C204.	BTL5
11.	required to connect the I/O devices to the bus.( <b>NOV/DEC2014</b> )	5	
	(Page.No:-438-452)		
	Explain mapping functions in cache memory in cache memory to determine	C204.	BTL5
12.	how memory blocks are placed in cache (Nov/Dec 2014) (Refer notes)	5	
	Explain the various mapping techniques associated with cache memories	C204.	BTL5
13.	(MAY/JUNE 2016,MAY/JUN 2018)	5	
	(Refer notes)		
	Explain sequence of operations carried on by a processor when interrupted	C204.	BTL5
14.	by a peripheral device connected to it(MAY/JUN 2018) ( <i>Page.No:</i> -436-242)	5	
15.	Explain virtual memory and the advantages of using virtual memory	C204.	BTL5
	(Page No: 427-252)	5	
	(1 ugt.110721-252)		

#### PART-B

O. No.	Questions	СО	Bloom's
2.1.0.	Questions	00	Level
1	Explain the basic MIPS implementation with binary multiplexers and control lines(16) <b>NOV/DEC 15</b> ( <i>Page.No:</i> 244-251)	C204.3	BTL5
2.	What is hazards ?Explain the different types of pipeline hazards with suitable examples.(NOV/DEC2014,APRIL/MAY2015,MAY/JUNE 2016,NOV/DEC2017) ( <i>Page.No:303-324</i> )	C204.3	BTL5
3.	Explain how the instruction pipeline works. What are the various situations where an instruction pipeline can stall? Illustration with an example? <b>NOV/DEC 2015,NOV/DEC 2016.</b> ( <i>Page.No:301-302</i> )	C204.3	BTL5
4.	Explain data path in detail(NOV/DEC 14,NOV/DEC2017) ( Page.No:251-259)	C204.3	BTL5
5.	Explain dynamic branch prediction .( Page.No:321-323)	C204.3	BTL5
6.	Explain in detail How exceptions are handled in MIPS architecture.(APRIL/MAY2015) .( <i>Page.No:</i> 325-332)	C204.3	BTL5
7.	Explain in detail about building a datapath( <b>NOV/DEC2014</b> ( <i>Page.No:251-259</i> )	C204.3	BTL5
8.	Explain in detail about control implementation scheme( <b>APR/MAY 2018</b> ) ( <i>Page.No:</i> 259-271)	C204.3	BTL5

9.	What is pipelining?Discuss about pipelined datapath and	C204.3	BTL6
	control(16) <b>MAY/JUNE2016</b> ( <i>Page.No</i> :286-303)		
		C204.3	BTL3
10.	Why is branch prediction algorithm needed?Differentiate between static		
	and dynamic techniques?NOV/DEC 2016 .( Page.No:321-323)		
11.	Design a simple path with control implementation and explain in	C204.3	BTL6
	detail(MAY/JUN 2018) ( Page.No:251-271)		
12.	Discuss the limitation in implementing the processor path. Suggest the	C204.3	BTL6
	methods to overcome them(NOV/DEC 2018) (Refer notes)		
	When processor designers consider a possible improvement to the processor	C204.3	BTL5
	datapath, the decision usually depends on the cost/performance trade-off.		
	In		
	the following three problems, assume that we are starting with a datapath		
	where I-Mem, Add, Mux, ALU, Regs, D-Mem, and Control blocks have		
	latencies of 400 ps, 100 ps, 30 ps, 120 ps, 200 ps, 350 ps, and 100 ps,		
13	respectively, and costs of 1000, 30, 10, 100, 200, 2000, and 500, respectively Consider the addition of a multiplier to the ALU. This addition		
15.	will add 300 ps to the latency of the ALU and will add a cost of 600 to the		
	ALU. The result will be 5% fewer instructions executed since we will no		
	longer need to emulate the MOL instruction.		
	1 What is the clock cycle time with and without this improvement?		
	2 What is the speedup achieved by adding this improvement?		
	3 Compare the cost/performance ratio with and without this improvement.		
	(Refer notes)		
	For the problems in this exercise, assume that there are no pipeline stalls	C204.3	BTL3
	and that the breakdown of executed instructions is as follows:		
14.	add addi not beq lw sw		
	20% 20% 0% 25% 25% 10%		
	14.1 In what fraction of all cycles is the data memory used?		

	14.2 In what fraction of all cycles is the input of the sign-extend circuit needed? What is this circuit doing in cycles in which its input is not needed?		
	Consider the following loop. loop:lw r1,0(r1)	C204.3	BTL3
	and r1,r1,r2		
	lw r1,0(r1)		
15.	lw r1,0(r1)		
	beq r1,r0,loop		
	Assume that perfect branch prediction is used (no stalls due to control hazards),that there are no delay slots, and that the pipeline has full forwarding support. Also assume that many iterations of this loop are executed before the loop exits.		