

Reg. No. :

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Question Paper Code : 70085

B.E./B.Tech. DEGREE EXAMINATIONS, NOVEMBER/DECEMBER 2022.

Third Semester

Electronics and Communication Engineering

EC 3352 — DIGITAL SYSTEMS DESIGN

(Common to: Electronics and Telecommunication Engineering)

(Regulations 2021)

Time : Three hours

Maximum : 100 marks

Answer ALL questions.

PART A — (10 × 2 = 20 marks)

1. Find the octal equivalent for the given decimal number $(149)_{10}$.
2. Simplify the Boolean function $xy+x'z+yz$ to a minimum number of literals.
3. What is meant by combinational circuits? Give examples.
4. What is a parity bit?
5. Find the minimum number of flip flops required to build a modulo N counter.
6. Draw the master slave configuration using D-flip flop.
7. Differentiate between critical and non-critical race in asynchronous sequential circuits.
8. What is meant by fundamental mode sequential circuit?
9. Define fan in and fan out of a gate?
10. Write the difference between EPROM and EEPROM.

PART B — (5 × 13 = 65 marks)

11. (a) (i) Simplify the four variable boolean function $F(A,B,C,D) = \Sigma(0,2,3,5,7,8,9,10,11,13,15)$ and find the prime implicants and essential prime implicants. (8)

- (ii) Express the Boolean function $F=xy+x'z$ as a product of maxterms. (5)

Or

- (b) Minimize the expression $Y(A,B,C,D)=\Sigma m(0,1,3,7,8,9,11,15)$ using tabulation method.

12. (a) (i) Explain the working of 3-bit even parity generator and checker. (7)

- (ii) Illustrate the operation of priority encoder. (6)

Or

- (b) (i) Design a full adder and implement in sum-of-product form. (7)

- (ii) Construct the 4×16 decoder with two 3×8 decoders. (6)

13. (a) Elucidate the analysis and design of clocked sequential circuits with a suitable example.

Or

- (b) List out the capabilities of a universal shift register. Illustrate the four bit universal shift register with a function table and explain its working.

14. (a) Mention the types of hazard that occur in combinational circuits? Demonstrate the occurrence of static 0-hazard with a suitable example and find the solution to fix the static hazard in combinational circuits.

Or

- (b) Taking relevant examples, explain the various types of races that occur in sequential circuits. Also briefly explain about the race free state assignment.

15. (a) Design the following sum-of-minterms using PAL.

$$W(A,B,C,D)=\Sigma(2, 12, 13)$$

$$X(A,B,C,D)=\Sigma(7,8,9,10,11,12,13,14,15)$$

$$Y(A,B,C,D)=\Sigma(0,2,3,4,5,6,7,8,10,11,15)$$

$$Z(A,B,C,D)=\Sigma(1,2,8,12,13)$$

Or

- (b) (i) Draw and explain the totempole TTL output configuration. (6)
(ii) Compare the characteristics of RTL, TTL, ECL and CMOS logic families. (7)

PART C — (1 × 15 = 15 marks)

16. (a) Design a counter using JK flip flops with the following binary sequence: 1, 2, 5, 7 and repeat.

Or

- (b) Design the binary to gray code converter and draw the simplified logic diagram in sum-of-product form.
-

Reg. No. :

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Question Paper Code : 30138

B.E./B.Tech. DEGREE EXAMINATIONS, APRIL/MAY 2023.

Third Semester

Electronics and Communication Engineering

EC 3352 — DIGITAL SYSTEMS DESIGN

(Common to Electronics and Telecommunication Engineering)

(Regulations 2021)

Time : Three hours

Maximum : 100 marks

Answer ALL questions.

PART A — (10 × 2 = 20 marks)

1. Convert the decimal number 431 to binary.
2. State DeMorgan's theorem.
3. What is an encoder?
4. State the difference between parity generator and parity checker.
5. How are the outputs of Mealy model and Moore model decided?
6. What is a universal shift register?
7. When does a race condition exist in an asynchronous sequential circuit?
8. What is the cause of an essential hazard?
9. Define noise margin.
10. List the types of ROMs with their expansion.

PART B — (5 × 13 = 65 marks)

11. (a) (i) Simplify the Boolean function $(BC'+A'D)(AB'+CD')$ to a minimum number of literals. (6)

(b) Describe various types of hazards and the methods to eliminate hazards in combinational and sequential circuits. (13)

15. (a) (i) Draw and explain CMOS logic circuits. (7)

(ii) Explain a TTL gate with totem pole output. (6)

Or

(b) (i) Using 64×8 ROM chips with an enable input, construct a 512×8 ROM with 8 chips and a decoder. (7)

(ii) Draw a PLA circuit to implement the functions (6)

$$F_1 = A'B + AC + A'BC'$$

$$F_2 = (AC + AB + BC)$$

PART C — (1 × 15 = 15 marks)

16. (a) Simplify the following Boolean function by using the tabulation method.

$$F = \Sigma(0,1,2,8,10,11,14,15) \quad (15)$$

Or

(b) A sequential circuit has two JK flip flops A and B and one input X. The circuit is described by the following flip flop input equations.

$$J_A = x \quad K_A = B$$

$$J_B = x \quad K_B = A'$$

(i) Derive the state equations $A(t+1)$ and $B(t+1)$ by substituting the input equations for the J and K variables. (8)

(ii) Draw the state diagram of the circuit. (7)

Reg. No. :

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Question Paper Code : 20925

B.E./B.Tech. DEGREE EXAMINATIONS, NOVEMBER/DECEMBER 2023.

Third Semester

Electronics and Communication Engineering

EC 3352 – DIGITAL SYSTEMS DESIGN

(Common to: Electronics and Telecommunication Engineering)

(Regulations 2021)

Time : Three hours

Maximum : 100 marks

Answer ALL questions.

PART A — (10 × 2 = 20 marks)

1. Show the logic function of the Venn diagram shown in Fig. 1.




Fig. 1

2. A burglar alarm for a bank is designed so that it senses four input signal lines. Line A is from the secret control switch, line B is from a pressure sensor under a steel safe in a locked closet, line C is from a battery-powered clock, and line D is connected to a switch on the locked closet door. The following conditions produce a logic 1 voltage on each line:
- The control switch is closed.
 - The safe is in its normal position in the closet.
 - The clock is between 1000 and 1400 hours.
 - The closet door is closed.

Write the equations of the control logic for the burglar alarm that produces a logic 1 (rings a bell) when the safe is moved and the control switch is closed, or when the closet is opened after banking hours or when the closet is opened with the control switch open.

3. Obtain the logic circuit diagram for a 4-line to 2-line priority encoder. Include an output V to indicate that at least one input is a 1.
4. Obtain the logic circuit diagram for a 4-bit odd parity checker.
5. A certain J-K flip-flop has $t_{pd} = 12$ ns. What is the largest MOD counter that can be constructed from these flip-flops and still operate up to 10 MHz?
6. Design an n-bit Johnson counter.
7. List the general requirements for Essential hazard formation.
8. Differentiate critical and noncritical race.
9. Calculate noise margin low and noise margin high for the following voltage levels.
 $V_{OH} = 3.5V$, $V_{OL} = 0.45 V$, $V_{IH} = 2.35V$, $V_{IL} = 0.66 V$.
10. Write the working principle of EPROM.

PART B — (5 × 13 = 65 marks)

11. (a) Design a 4-bit Binary-Coded Decimal (BCD) input/single output logic circuit that will be used to distinguish digits that are greater than or equal to 5 from those that are less than 5. The input will be the BCD representation of the decimal digits 0,1...9, and the output should be 1 if the input is 5, 6, 7, 8, or 9 and 0 if the input is less than 5. Obtain the following.
 - (i) Minimum SOP form
 - (ii) Minimum POS form.

Or

- (b) Use the tabular procedure to simplify the give expression
 $F(V, W, X, Y, Z) = m(0, 4, 12, 16, 19, 24, 27, 28, 29, 31)$ in SOP form and draw the circuit using only NAND gates.
12. (a) Design a 4-bit adder that should have a computational complexity of $O(1)$.

Or

- (b) Design a logic circuit that compares two 4-bit inputs A and B and produces their relative magnitudes.

13. (a) Deduce a logic circuit diagram to produce the following sequences of input and output signals.

Clock cycle: t_0 t_1 t_2 t_3 t_4 t_5 t_6 t_7 t_8 t_9 t_{10}
 w : 0 1 0 1 1 0 1 1 1 0 1
 z : 0 0 0 0 1 0 0 1 1 0 0

Or

- (b) A universal shift register can shift in both the left-to-right and right-to-left directions, and it has parallel-load capability. Draw a circuit for such a shift register.
14. (a) What is a flow table? Derive a logic circuit diagram for the flow table given below.

		$x_1 x_2$			
		00	01	11	10
a	(a), 0	(a), 0	(a), 0	b, 0	
b	a, 0	a, 0	(b), 1	(b), 0	

Or

- (b) Using tabular method, reduce the number of states in the state table given below.

q	x y				q*	Z
	00	01	10	11		
A	B	A	F	D	1	
B	E	A	D	C	1	
C	A	F	D	C	0	
D	A	A	B	C	1	
E	B	A	C	B	1	
F	A	F	B	C	0	

15. (a) Discuss about the various programmable logic devices and implement the following functions using PLA.

$$F1 = (AB + AC + BC)'$$

$$F2 = AB + AC + A'B'C'$$

Or

- (b) Compare and contrast the features of TTL and CMOS logic styles and implement XOR and XNOR gates using CMOS logic style.

PART C — (1 × 15 = 15 marks)

16. (a) Design a digital combinational lock using pulse mode sequential circuit that takes two inputs X and Y and produces two outputs Lock and Open. The input pulse sequence required to open the lock is X-X-Y-X-Y. Implement the next state and output forming logic using a ROM.

Or

- (b) Design a 4-bit ALU to perform the following arithmetic and logic operations.

- Transfer A
- Increment A
- Addition
- Addition with carry
- Subtract with borrow
- Subtraction
- Decrement A
- Transfer A
- OR
- XOR
- AND
- Complement A.

Reg. No. :

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Question Paper Code : 50958

B.E./B.Tech. DEGREE EXAMINATIONS, APRIL/MAY 2024.

Third Semester

Electronics and Communication Engineering

EC 3352 – DIGITAL SYSTEMS DESIGN

(Common to Electronics and Telecommunication Engineering)

(Regulations 2021)

Time : Three hours

Maximum : 100 marks

Answer ALL questions.

PART A — (10 × 2 = 20 marks)

1. A and B are integer variables in a computer program, with $A = (25)_{10}$ and $B = -(46)_{10}$. Assuming that the computer uses 8-bit two's complement arithmetic, show how it would compute $A - B$, $B - A$ and $-A - B$.
2. Draw the logic diagram using only two input NAND gates to implement the following expression $F = (AB + A'B')(CD' + C'D)$.
3. A network router connects multiple computers together and allows them to send messages to each other. If two or more computers send message simultaneously, they collide and the messages must be resent. Implement a collision detection circuit using discrete ICs for a router that connects 3 computers.
4. Obtain the logic circuit diagram for a one bit magnitude comparator.
5. Design a 4-bit serial adder.
6. Draw the state diagram for moore model based sequence detector to detect the sequence 101 with one bit overlap.
7. Distinguish stable and unstable states.
8. What is pulse mode sequential circuit?
9. Construct an open-collector TTL 3-input NAND gate.
10. Show the memory cycle timing waveform for the memory read operation.

PART B — (5 × 13 = 65 marks)

11. (a) Develop a minimized Boolean implementation of a “ones count” circuit that works as follows. The subsystem has four inputs A, B, C, D and generates a 3-bit output : XYZ . XYZ is 000 if none of the inputs are 1, 001 if one input is 1, 010 if two inputs are 1, 011 if three inputs are 1 and 100 if all four inputs are 1.

Or

- (b) Using Karnaugh map method, simplify the following Boolean function.

$$F(A, B, C, D) = \sum m(4, 6, 7, 13, 14) + d(5, 10, 12, 15)$$

12. (a) Design a 4-bit adder that should have a computational complexity of $O(1)$.

Or

- (b) Develop the truth table and deduce a logic circuit for the BCD to seven segment display decoder using common anode LEDs.

13. (a) Design a synchronous counter that counts as 000, 010, 101, 110, 000, 101, ... Ensure that unused states of 001, 011, 100 and 111 go to 000 on next clock pulse. Use J-K flip-flops. How will the counter hardware look like if the unused states are to be considered as “don't cares”?

Or

- (b) Design a pulse train generator using a shift register to generate the following sequence 10111101011110....

14. (a) An asynchronous sequential circuit has two internal states and one output. The excitation and output functions describing the circuit are as follows :

$$Y_1 = x_1x_2 + x_1y_2' + x_2'y_1$$

$$Y_2 = x_2 + x_1y_1'y_2 + x_1'y_1$$

$$z = x_2 + y_1$$

- (i) Draw the logic diagram of the circuit. (3)

- (ii) Derive the transition table and output map. (5)

- (iii) Obtain a flow table for the circuit. (5)

Or

- (b) For the reduced flow table shown in Fig. 1 obtain a binary state assignment without critical race conditions. Also obtain the logic diagram of the circuit using NAND latches and gates.

		x_1x_2			
		00	01	11	10
a	$\textcircled{a}, 0$	$\textcircled{a}, 1$	$b, -$	$d, -$	
b	$a, -$	$\textcircled{b}, 0$	$\textcircled{b}, 0$	$c, -$	
c	$a, -$	$-,-$	$d, -$	$\textcircled{c}, 0$	
d	$a, -$	$a, -$	$\textcircled{d}, 1$	$\textcircled{d}, 1$	

Fig. 1

15. (a) The following are the specifications of the Schottky TTL 74LS00 quadruple 2-input NAND gates. Calculate the fan-out, power dissipation, propagation delay and noise margin of the Schottky NAND gate.

Parameter	Name	Value
V_{CC}	Supply voltage	5V
I_{CCH}	High-level supply current (four gates)	10mA
I_{CCL}	Low-level supply current (four gates)	20mA
V_{OH}	High-level output voltage (min)	2.7V
V_{OL}	Low-level output voltage (max)	0.5V
V_{IH}	High-level input voltage(min)	2V
V_{IL}	Low-level input voltage(max)	0.8V
I_{OH}	High-level output current(max)	1mA
I_{OL}	Low-level output current(max)	20mA
I_{IH}	High-level input current(max)	0.05mA
I_{IL}	Low-level input current(max)	2mA
t_{PLH}	Low-to-High delay	3 ns
t_{PHI}	High-to-low delay	3 ns

Or

- (b) Obtain a BCD to excess-3 code converter using PLA program table.

PART C — (1 × 15 = 15 marks)

16. (a) Deduce the logic diagram for the state diagram shown in Fig. 2 using one hot encoding method. Compare the hardware implementation resources with binary encoding method.




Fig. 2

Or

- (b) Design a circuit that controls the elevator door in a three story building as given in Fig. 3. Let M is a logic signal that indicates the elevator is moving ($M = 1$) or stopped ($M = 0$). $F1$, $F2$ and $F3$ are floor indicator signals that are normally LOW, and they go HIGH only when the elevator is positioned at that particular floor. For example, when the elevator is lined with second floor where $M = 0$, $F2 = 1$ and $F1 = F3 = 0$. The circuit output is OPEN which is identified as "Low" when moving and will go "HIGH" when the elevator door is to be opened at the particular floor. Since the elevator cannot be lined up with more than one floor at a time, only one of the floor inputs can be HIGH at any given time. This means that all those cases in the truth table where more than one floor input is a 1 are assumed to be don't care conditions. Obtain the simplified expression using K-Map and draw the logic diagram for the expression.




Fig. 3